Altium Impedance Calculator

Estimate controlled impedance for common PCB transmission line geometries with a fast, production-friendly tool. This calculator models single-ended microstrip and symmetric stripline behavior, then visualizes how impedance shifts as trace width changes so you can make better stackup and routing decisions before fabrication.

Calculator Inputs

Results

Expert Guide to Using an Altium Impedance Calculator for Accurate PCB Controlled Impedance Design

An altium impedance calculator is used to estimate the characteristic impedance of PCB traces so that routed interconnects behave predictably at high edge rates and high frequencies. In practical PCB design, this matters because once rise times get fast enough, every trace becomes a transmission line. At that point, geometry, dielectric properties, copper thickness, and the distance to reference planes all influence whether a signal sees a stable path or encounters reflections, overshoot, ringing, timing uncertainty, and EMI problems.

Although many engineers use Altium Designer stackup tools during layout, a standalone impedance calculator is still extremely valuable. It helps validate assumptions early, compare laminate choices, estimate whether a target impedance is even manufacturable, and communicate cleaner requirements to your board fabricator. Whether you are routing a 50 ohm single-ended RF line, a 90 ohm USB differential pair, or a 100 ohm Ethernet pair, the quality of your first geometry estimate can save multiple spin cycles.

Why controlled impedance matters

Controlled impedance is not just an RF concern. Modern digital interfaces have edge rates fast enough that transmission line effects appear well below the microwave range. If the trace impedance, source impedance, and load impedance are mismatched, part of the wave reflects back toward the driver. That reflected energy can distort logic thresholds, degrade eye diagrams, and increase emissions. In dense multilayer designs, proper impedance control also supports timing closure because predictable propagation velocity is easier to manage across buses and high-speed serial links.

• Signal integrity: lower reflection magnitude, cleaner waveform transitions, and more stable eye openings.
• Repeatability: consistent performance from prototype through production when the stackup is documented correctly.
• Compliance: many protocols and RF interfaces expect nominal impedance targets such as 50 ohms or 100 ohms differential.
• Manufacturing communication: a defined impedance requirement helps the fabricator tune widths and dielectric thicknesses to meet tolerance.

What the calculator is actually solving

The impedance of a PCB transmission line depends on electromagnetic field distribution around the trace. In a microstrip, some of the field is in air and some is in the dielectric, so the effective dielectric constant is lower than the bulk laminate Dk. In a stripline, the trace is buried between planes, so more of the field stays in the dielectric and the effective dielectric constant is closer to the laminate value. This is why a stripline of the same width and dielectric spacing usually has a lower impedance than an outer-layer microstrip.

The calculator above accepts the main variables that matter most in pre-layout estimation:

1. Trace width: wider traces lower impedance because they distribute electric field over a larger conductor.
2. Copper thickness: thicker copper slightly lowers impedance because the effective conductor shape becomes larger.
3. Dielectric height or plane spacing: more distance to the reference plane raises impedance.
4. Dielectric constant: higher Dk lowers impedance and slows propagation velocity.
5. Geometry type: microstrip and stripline field patterns are different, so their formulas differ.

Typical material data used in PCB impedance planning

One of the biggest sources of confusion in controlled impedance work is dielectric constant selection. FR-4 is not a single material with one fixed Dk. It varies by resin system, glass style, frequency, and test method. For better first-pass estimates, use the value your fabricator supplies for the exact laminate and frequency band of interest.

Material	Nominal Dk	Typical Loss Tangent	Use Case	Notes
Standard FR-4	4.1 to 4.7	0.015 to 0.025	General digital, moderate speed	Broad range because FR-4 is a class, not one exact formulation.
High-speed FR-4	3.6 to 4.1	0.008 to 0.015	DDR, PCIe, SerDes	Better dielectric consistency and lower loss than standard FR-4.
Rogers 4350B	3.48	0.0037	RF, microwave, mixed-signal	Common choice when lower loss and tighter Dk control are needed.
Megtron class materials	3.2 to 3.6	0.002 to 0.006	Very high-speed backplanes and links	Used where insertion loss budgets are aggressive.

Reference examples for 50 ohm planning

The numbers below are practical geometry references frequently used during stackup discussions. They are not universal because fabricators can use different field solvers, plating assumptions, and dielectric constructions, but they show the scale of trace dimensions designers should expect. These values assume single-ended 50 ohm targets, 1 oz copper, and nominal Dk around 4.2 for FR-4-like material.

Geometry	Dielectric Height / Plane Spacing	Approximate Width for 50 Ohms	Effective Dk	Design Comment
Outer microstrip	0.10 mm to plane	About 0.17 mm to 0.20 mm	About 3.1 to 3.3	Compact geometry, useful for dense breakouts.
Outer microstrip	0.18 mm to plane	About 0.30 mm to 0.34 mm	About 3.2 to 3.4	Common for 4-layer and 6-layer digital stackups.
Outer microstrip	0.25 mm to plane	About 0.42 mm to 0.48 mm	About 3.2 to 3.5	Wider trace can help reduce conductor loss.
Symmetric stripline	0.30 mm between planes	About 0.14 mm to 0.18 mm	Near laminate Dk	Buried routing improves shielding but often needs narrower widths.

How to use this altium impedance calculator effectively

The best workflow is to start with the real stackup proposal, not the desired trace width. If your fabricator provides prepreg thickness and laminate Dk values, enter those first and then iterate width until the calculated impedance lands near your target. If the width becomes too small for your fabrication rules, adjust the stackup rather than forcing the geometry. A controlled impedance design is always a collaboration between layout and manufacturing.

1. Choose the correct line type. Outer-layer routing generally uses microstrip. Buried signal layers between planes use stripline.
2. Enter the actual finished trace width you expect after fabrication, not only the drawn width if etch compensation will be applied.
3. Use the closest dielectric thickness between the signal trace and its reference plane or planes.
4. Use laminate Dk from the fabricator at the intended frequency band whenever possible.
5. Compare the result against the target and observe the width sensitivity chart to understand tolerance risk.

How the chart helps with design margin

Many impedance failures do not come from the nominal design point. They come from process variation. Small shifts in etch width, prepreg thickness, resin content, or copper roughness can move the final impedance enough to violate a spec. The chart generated by this calculator plots impedance versus width around your selected geometry. If the curve is steep, then a small fabrication drift creates a larger impedance error. That is an early warning sign that the stackup may be too aggressive for the process capability.

For example, a very narrow stripline in a thin core may hit the nominal target, but a tiny width change from etching could move the impedance several ohms. In that case, widening the line and changing plane spacing may improve manufacturability while keeping the same electrical target. Designers often focus only on fitting traces into a breakout area, but robust controlled impedance design balances density with tolerance resilience.

Common mistakes engineers make

• Using a generic Dk: a single FR-4 number copied from an old project can lead to avoidable error.
• Ignoring copper thickness: plated outer layers and heavier copper alter the effective width enough to matter.
• Forgetting solder mask effects: on very high-frequency outer-layer traces, mask can slightly shift microstrip impedance.
• Assuming the CAD nominal is final: fabricators may adjust widths to meet impedance if you specify the target.
• Skipping field solver validation: closed-form formulas are excellent estimates, but final release should align with the fabricator’s solver and stackup data.

Altium workflow and fabrication handoff

If you are using Altium Designer, the calculator should be thought of as an early and mid-stage decision tool. During layer stack manager setup, you define materials, thicknesses, and target impedance structures. Then, while routing, you apply width rules that match those structures. Before release, verify that the manufacturer can build the exact stackup and that the impedance coupon and process window support the target tolerance. A useful rule is simple: if your calculator says one width, but your fabricator says another, the fabricator wins because they control the actual laminate and process.

It is also wise to document impedance requirements explicitly in fabrication notes. Specify the nominal target, tolerance, and whether the requirement is single-ended or differential. Include stackup references and identify the controlled impedance layers. This prevents ambiguity and reduces the chance that the shop optimizes the board for cost while accidentally shifting your electrical behavior.

Recommended technical references

For deeper theory on transmission lines and impedance, consult authoritative educational and measurement resources such as MIT’s transmission line course notes, NIST electromagnetic metrology resources, and Rutgers University microwave and electromagnetic wave references. These sources explain the field theory behind the simplified formulas used in practical PCB calculators.

Final practical advice

An altium impedance calculator is most powerful when it is used as part of a disciplined design loop: estimate, validate, route, and confirm with the board house. The calculator gives you fast visibility into the direction and magnitude of geometry changes. That helps you answer crucial questions early: Can this stackup support a 50 ohm RF feed on the top layer without impossible widths? Does the inner-layer stripline become too narrow for yield? Is a lower-Dk laminate worth the cost because it reduces loss and increases routing margin?

In short, controlled impedance design is a geometry problem, a material problem, and a manufacturing problem all at once. Use the calculator to frame the geometry, use trustworthy laminate data to improve the model, and use your fabricator’s field solver to finalize the board. That workflow gives you the best combination of speed, accuracy, and production confidence.

Engineering note: This calculator provides high-quality closed-form estimates for early design and sanity checking. Final controlled impedance release data should always be confirmed with your PCB fabricator’s stackup, laminate data, and field solver because actual production results depend on resin content, weave, plating, mask, and process tolerances.